

15 kV SiC PiN diodes achieve 95% of avalanche limit and stable long-term operation

Siddarth Sundaresan, Madhuri Marriselly, Svetlana Arshavsky, Ranbir Singh

GeneSiC Semiconductor Inc.
Dulles, VA 20166, USA
email: siddarth.sundaresan@genesicsemi.com

Abstract— This paper reports on ultra-high voltage, >15 kV SiC PiN rectifiers exhibiting >95% of the avalanche rating and 115 V/ μm . This is one of a few reports on > 15 kV blocking voltages measured on any single semiconductor device, and the highest percentage of the avalanche limit ever reported on devices fabricated on > 100 μm thick SiC epilayers. Excellent stability of on-state voltage drop (V_F) is displayed by 5.76 mm^2 and large-area, 41 mm^2 PiN rectifiers, when continually biased at high current densities for several days. The impact of carrier lifetime on the device performance for SiC bipolar devices with ultra-thick ($\geq 100 \mu\text{m}$) base layers is investigated by comparing I-V-T characteristics of SiC PiN rectifiers fabricated on 100 μm and 130 μm thick epilayers.

I. INTRODUCTION

At 10 kV – 20 kV voltage ratings, 4H-SiC PiN rectifiers offer the best trade-off between on-state voltage drop, switching losses and high-temperature performance as compared to Si PiN or SiC Schottky/JBS rectifiers. These ultra-high voltage SiC PiN rectifiers are being developed as companion free-wheeling diodes for GeneSiC’s future product portfolio of 10-15 kV SiC transistors. This paper reports on detailed results from experimental on-state, blocking and long-term reliability characterization performed on SiC PiN rectifiers fabricated on 130 μm thick n- epilayers.

II. EXPERIMENTAL

SiC PiN rectifiers with 2.4 mm x 2.4 mm chip size (active area = 5.76 mm^2) and 6.4 mm x 6.4 mm chip size (active area = 41 mm^2) were fabricated on 130 μm thick, $6\text{-}7 \times 10^{14} \text{ cm}^{-3}$ doped n- 4H-SiC epilayers. The p+ emitter layers were 1.5 μm thick and doped to $1 \times 10^{19} \text{ cm}^{-3}$. Optimized edge termination for the PiN rectifiers was provided by a combination of GeneSiC-pioneered beveled mesa etching and p-type ion-implantation followed by high-temperature annealing for implant activation. Ohmic contacts to the p+ Anode and n+ Cathode layers was formed by Al-based and Ni- based metallization. Thick Al overlayers were deposited on the top and a solderable Au-based metallization was provided on the bottom for die-attaching to Cu baseplates. After on-wafer testing, selected die were assembled in custom- designed

packages for detailed high-current, switching and long-term measurements.

III. BLOCKING VOLTAGE MEASUREMENTS

The onset of sharp avalanche breakdown at 15 kV (Figure 1) is observed on several PiN rectifiers, with extremely low-leakage currents preceding the breakdown voltage. The achievement of 15 kV blocking voltages corresponds to 115 V/ μm and 95% of the avalanche breakdown limit for the 130 μm thick n- epilayer, calculated by direct integration of the 4H-SiC impact ionization co-efficients [1].




Figure 1. 15 kV blocking voltages measured on several PiN diodes fabricated on 130 μm thick, $6 \times 10^{14} \text{ cm}^{-3}$ doped n- SiC epilayers, which corresponds to >95% of the avalanche breakdown limit.

IV. ON-STATE CHARACTERISTICS

An on-state voltage drop (V_F) of 6 V and differential on-resistance of $15.5 \text{ m}\Omega\text{-cm}^2$ are measured on the 5.76 mm^2 rectifiers (Figure 2a) at 100 A/cm^2 and 25 $^\circ\text{C}$, which reduce to 4 V and $8 \text{ m}\Omega\text{-cm}^2$, respectively, at 225 $^\circ\text{C}$. Likewise, the 41 mm^2 rectifiers also exhibit a negative temperature co-efficient of V_F (at 10 A) and $r_{\text{on,sp}}$ (Figure 2b) – 4.1 V and $25.5 \text{ m}\Omega\text{-cm}^2$ at 25 $^\circ\text{C}$; 3.3 V and $9.9 \text{ m}\Omega\text{-cm}^2$ at 175 $^\circ\text{C}$. The negative

temperature co-efficient of V_F measured on both the 5.76 mm^2 and 41 mm^2 PiN rectifiers is due to increasing high-level carrier lifetime (t_{HL}) and the reduction of the built-in voltage at higher temperatures. The larger on-resistance recorded on the 41 mm^2 rectifiers could be due to the less-effective vertical current spreading, and higher parasitic top metal spreading resistance.




Figure 2. Forward bias I-V-T characteristics measured on (Top,a): 5.76 mm^2 PiN rectifiers and (Bottom,b): 41 mm^2 PiN rectifiers, both fabricated on 130 μm thick/ $6 \times 10^{14} \text{ cm}^{-3}$ doped n- epilayers. For comparison, the 25°C and 175°C forward bias characteristics previously reported on 41 mm^2 rectifiers fabricated on 85 μm epilayers are also shown in (b).

The temperature variation of $r_{on,sp}$ for these 130 μm PiN rectifiers are compared in Fig. 2 with the results reported earlier [2] on PiN rectifiers fabricated on 90 μm thick SiC epilayers. Significantly lower on-resistance and a much softer temperature dependence of $r_{on,sp}$ is observed in Fig. 3 for the PiN rectifiers fabricated on 90 μm thick SiC epilayers, as compared to the 15 kV rectifiers reported in this article. The on-resistance of a PiN rectifier is a function of the extent of conductivity modulation of the n- drift layer. Since very similar values ($\approx 5 \text{ μs}$) of carrier lifetime were recorded on both the 90 μm and 130 μm thick SiC epiwafers by

microwave photoconductive decay (μ -PCD), this suggests that the carrier lifetimes in the 130 μm thick SiC epilayers although high by 4H-SiC standards, are not sufficient for complete conductivity modulation of the entire thickness of the drift region. A first order estimate for the minimum carrier lifetime (t_{HL}) for complete conductivity modulation of an n-type 4H-SiC base layer can be expressed as:

$$t_{HL} = d^2/4D_a \quad (1)$$

where d is the base layer thickness and D_a is the ambipolar diffusion co-efficient, which can be easily derived using the electron and hole mobilities for 4H-SiC for the particular doping concentration of the n- epilayer. Plugging in electron and hole mobilities [3] of $800 \text{ cm}^2/\text{Vs}$ and $80 \text{ cm}^2/\text{Vs}$ to calculate D_a in (1), the minimum required t_{HL} can be calculated as 5 μs for a 90 μm thick n- epilayer, while it increases to 11.5 μs for a 130 μm thick epilayer. OCVD measurements on PiN rectifiers fabricated on 90 μm thick epilayers [2] showed that t_{HL} increased from 4.5 μs at 25°C to 14 μs at 225°C , which can explain the drastic decrease in the $r_{on,sp}$ measured on the 130 μm PiN rectifiers at elevated temperatures. These results suggest that for optimum conductivity modulation of the ultra-thick ($> 100 \text{ μm}$) SiC epilayers that are necessary for $> 10 \text{ kV}$ device fabrication, epi-growth or processing strategies for increasing the (room-temperature) t_{HL} above 10 μs need to be pursued. The carrier lifetime enhancement by the deep level reduction (DLR) process proposed in [4] is one alternative to increase the carrier lifetime during device processing. These approaches will be the subject of future investigations at GeneSiC.




Figure 3. Temperature dependence of differential specific on-resistance in the range of $0.7\text{-}0.8 \text{ A}$, for 5.76 mm^2 PiN rectifiers fabricated on 90 μm and 130 μm thick n- epilayers

V. FORWARD BIAS DRIFT STABILITY

One of the remaining bottlenecks for the commercialization of SiC bipolar devices is the basal plane dislocation (BPD) related drift of the on-state voltage drop, when biased continuously under forward bias conditions. We have previously reported [2] drift-free operation of SiC PiN rectifiers fabricated on 90 μm thick epilayers. In this work,

representative 5.76 mm² and 41 mm² PiN rectifiers after packaging in special test coupons were subjected to continuous operation at forward bias current densities of 100 A/cm² (0.8 A) and 40 A/cm² (10 A) for 90 hours and 55 hours, respectively, at a controlled base plate temperature of 25°C. As shown in Fig. 4, after an initial stabilization of 5-10 hours, the VF of these PiN rectifiers displays excellent stability within 10 mV for the remainder of the duration of the test. The exact reasons for the contrasting trends shown by the 5.76 mm² and 41 mm² rectifiers during the initial stabilization period is unknown at this time. We did not observe any such stabilization period during our previous study on 90 μm PiN rectifiers.




Figure 4. Evolution of on-state voltage drop (V_F) for the 5.76 mm² and 41 mm², 15 kV SiC PiN rectifiers under DC current stress of 0.8 A (100 A/cm²) and 10 A (40 A/cm²), respectively. After an initial period of 5-10 hours, the V_F exhibits excellent stability for the remainder of the test duration.

REFERENCES

- [1] A.O. Konstantinov, Q. Wahab, N. Nordell, U. Lindefelt, "Ionization rated and critical fields in 4H silicon carbide", *Appl. Phys. Lett.* 71(7), 1997, pp. 90-92
- [2] S.G. Sundaresan, C. Sturdevant, M. Mairipelly, E. Lieser, R. Singh, "12.9 kV SiC PiN diodes with low on-state drops and high carrier lifetimes", *Mater. Sci. Forum*, 717-720, 2012, pp.949-952.
- [3] T.T. Mnatsakanov, M.E. Levinshtein, L.I. Pomortseva, S.N. Yurkov, "Carrier Mobility Model for simulation of SiC-based electronic devices", *Semicond. Sci. Technol.* 17, 2002, pp.974-977.
- [4] T. Hiyoshi, T. Kimoto, "Elimination of Major Deep Levels in n- and p-Type 4H-SiC by Two-Step Thermal Treatment", *Appl. Phys. Express* 2, 2009, 091101.