

G4R12MT07-CAU

750 V 12 mΩ SiC MOSFET



Silicon Carbide MOSFET
N-Channel Enhancement Mode

V _{DS}	=	750 V
R _{DS(ON)(Typ.)}	=	12 mΩ
I _{D(Tc = 100°C)}	=	118 A

Features

- G4R™ (4th Generation) Technology
- Low Temperature Coefficient of R_{DS(ON)}
- Lower Q_G and Smaller R_{G(INT)}
- Low Device Capacitances (C_{OSS}, C_{RSS})
- LoRing™ - Electromagnetically Optimized Design
- Superior Cost-Performance Index
- Robust Body Diode with Low V_F and Low Q_{RR}
- Industry-Leading UIL & Short-Circuit Robustness

Bare Chip



Advantages

- Compatible with Commercial Gate Drivers
- Low Conduction Losses at all Temperatures
- Faster and More Efficient Switching
- Lesser Switching Spikes and Lower Losses
- Reduced Ringing
- Better Power Density and System Efficiency
- Ease of Paralleling without Thermal Runaway
- Superior Robustness and System Reliability

Applications

- EV Traction Inverters
- Industrial Motor Drives
- Solar (PV) Inverters
- Energy Storage and Battery Charging
- Off-Board Chargers
- Solid State Circuit Breakers
- Industrial Power Supplies
- Pulsed Power

Absolute Maximum Ratings (At T_C = 25°C Unless Otherwise Stated)

Parameter	Symbol	Conditions	Values	Unit	Note
Drain-Source Voltage	V _{DS(max)}	V _{GS} = 0 V, I _D = 100 μA	750	V	
Gate-Source Voltage (Dynamic)	V _{GS(max)}		-10 / +22	V	
Gate-Source Voltage (Static)	V _{GS(op)-ON}	Recommended Operation	+15 to +18	V	Note 1
	V _{GS(op)-OFF}		-5 to -3		
Continuous Forward Current	I _D	T _C = 25°C, V _{GS} = -5 / +15 V	156	A	
		T _C = 100°C, V _{GS} = -5 / +15 V	118		
		T _C = 135°C, V _{GS} = -5 / +15 V	95		
Pulsed Drain Current	I _{D(pulse)}	t _p ≤ 3 μs, D ≤ 1%, V _{GS} = 15 V, Note 2	350	A	
Power Dissipation	P _D	T _C = 25°C	545	W	Note 3
Non-Repetitive Avalanche Energy	E _{AS}	L = 1.1 mH, I _{AS} = 35.0 A	652	mJ	
Operating and Storage Temperature	T _j , T _{stg}		-55 to 200	°C	

Electrical Characteristics (At $T_C = 25^\circ\text{C}$ Unless Otherwise Stated)

Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Typ.	Max.		
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0\text{ V}, I_D = 100\ \mu\text{A}$	750			V	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 750\text{ V}, V_{GS} = 0\text{ V}$		1		μA	
Gate Source Leakage Current	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = 22\text{ V}$			100	nA	
		$V_{DS} = 0\text{ V}, V_{GS} = -10\text{ V}$			-100		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 20.0\text{ mA}$	1.8	2.70		V	Fig. 9
		$V_{DS} = V_{GS}, I_D = 20.0\text{ mA}, T_j = 200^\circ\text{C}$		2.14			
Transconductance	g_{fs}	$V_{DS} = 10\text{ V}, I_D = 70\text{ A}$		37.6		S	Fig. 4
		$V_{DS} = 10\text{ V}, I_D = 70\text{ A}, T_j = 200^\circ\text{C}$		41.8			
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = 15\text{ V}, I_D = 70\text{ A}$		12	17	mΩ	Fig. 5-8
		$V_{GS} = 15\text{ V}, I_D = 70\text{ A}, T_j = 200^\circ\text{C}$		16			
		$V_{GS} = 18\text{ V}, I_D = 70\text{ A}$		10	14		
		$V_{GS} = 18\text{ V}, I_D = 70\text{ A}, T_j = 200^\circ\text{C}$		15			
Input Capacitance	C_{iss}		3954				
Output Capacitance	C_{oss}		374		pF	Fig. 11	
Reverse Transfer Capacitance	C_{rss}		32.6				
C_{oss} Stored Energy	E_{oss}	$V_{DS} = 450\text{ V}, V_{GS} = 0\text{ V}$ $f = 1\text{ MHz}, V_{AC} = 25\text{ mV}$		42		μJ	Fig. 12
C_{oss} Stored Charge	Q_{oss}			248		nC	
Effective Output Capacitance (Energy Related)	$C_{o(er)}$		415		pF	Note 4	
Effective Output Capacitance (Time Related)	$C_{o(tr)}$		551				
Gate-Source Charge	Q_{gs}	$V_{DS} = 450\text{ V}, V_{GS} = -5 / +15\text{ V}$		63		nC	Fig. 10
Gate-Drain Charge	Q_{gd}	$I_D = 70\text{ A}$		74			
Total Gate Charge	Q_g	Per IEC607478-4		214			
Internal Gate Resistance	$R_{G(int)}$	$f = 1\text{ MHz}, V_{AC} = 25\text{ mV}$		0.8		Ω	
Turn-On Switching Energy (Body Diode)	E_{on}	$T_j = 25^\circ\text{C}; V_{GS} = -5/+15\text{V}; R_{G(ext)} = 1\ \Omega, I_D = 70\text{ A}; V_{DD} = 450\text{ V}$		280		μJ	Fig. 18
Turn-Off Switching Energy (Body Diode)	E_{off}			226			
Turn-On Delay Time	$t_{d(on)}$			9		ns	Fig. 20
Rise Time	t_r	$V_{DD} = 450\text{ V}, V_{GS} = -5/+15\text{V}$		12			
Turn-Off Delay Time	$t_{d(off)}$	$R_{G(ext)} = 1\ \Omega, I_D = 70\text{ A}$		7			
Fall Time	t_f	Timing relative to V_{DS} , Resistive load		8			

*The chip technology was characterized up to 200 V/ns. The measured dV/dt was limited by measurement test setup and package.

Note 1: MOSFET can also safely operated at $V_{GS(op)-OFF} = 0\text{ V}$

Note 2: Pulse Width t_P Limited by $T_{j(max)}$

Note 3: Assuming $R_{thJC(max)} = 0.32^\circ\text{C/W}$

Note 4: $C_{o(er)}$, a lumped capacitance that gives same stored energy as C_{oss} while V_{DS} is rising from 0 to 450V.


$C_{o(tr)}$, a lumped capacitance that gives same charging times as C_{oss} while V_{DS} is rising from 0 to 450V.

Reverse Diode Characteristics

Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Typ.	Max.		
Diode Forward Voltage	V_{SD}	$V_{GS} = -5\text{ V}, I_{SD} = 35\text{ A}$ $V_{GS} = -5\text{ V}, I_{SD} = 35\text{ A}, T_j = 200^\circ\text{C}$		4.4 3.9		V	Fig. 13-14
Continuous Diode Forward Current	I_S	$V_{GS} = -5\text{ V}, T_c = 100^\circ\text{C}$	61			A	
Diode Pulse Current	$I_{S(pulse)}$	$V_{GS} = -5\text{ V}, \text{Note 2}$		244		A	
Reverse Recovery Time	t_{rr}			27		ns	
Reverse Recovery Charge	Q_{rr}	$V_{GS} = -5\text{ V}, I_{SD} = 70\text{ A}, V_R = 450\text{ V}$ $dif/dt = 2000\text{ A}/\mu\text{s}, T_j = 25^\circ\text{C}$		495		nC	
Peak Reverse Recovery Current	I_{rrm}			26		A	
Reverse Recovery Time	t_{rr}			29		ns	
Reverse Recovery Charge	Q_{rr}	$V_{GS} = -5\text{ V}, I_{SD} = 70\text{ A}, V_R = 450\text{ V}$ $dif/dt = 2000\text{ A}/\mu\text{s}, T_j = 200^\circ\text{C}$		780		nC	
Peak Reverse Recovery Current	I_{rrm}			38		A	


ENGINEERING
SAMPLE

Figure 1: Output Characteristics ($T_j = 25^\circ\text{C}$)




$$I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu\text{s}$$

Figure 2: Output Characteristics ($T_j = 200^\circ\text{C}$)




$$I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu\text{s}$$

Figure 3: Output Characteristics ($V_{GS} = 15 \text{ V}$)




$$I_D = f(V_{DS}, T_j); t_P = 250 \mu\text{s}$$

Figure 4: Transfer Characteristics ($V_{DS} = 10 \text{ V}$)




$$I_D = f(V_{GS}, T_j); t_P = 100 \mu\text{s}$$

Figure 5: On-State Resistance v/s Temperature




$R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \mu s; I_D = 70$ A

Figure 6: On-State Resistance v/s Drain Current




$R_{DS(ON)} = f(T_j, I_D); t_P = 250 \mu s; V_{GS} = 15$ V

Figure 7: Normalized On-State Resistance v/s Temperature




$R_{DS(ON)} = f(T_j); t_P = 250 \mu s; I_D = 70$ A; $V_{GS} = 15$ V

Figure 8: On-State Resistance v/s Gate Voltage




$R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \mu s; I_D = 70$ A

Figure 9: Threshold Voltage Characteristics




$V_{GS(th)} = f(T_j); V_{DS} = V_{GS}; I_D = 20.0 \text{ mA}$

Figure 10: Gate Charge Characteristics




$I_D = 70 \text{ A}; V_{DS} = 450 \text{ V}; T_c = 25^\circ\text{C}$

Figure 11: Capacitance v/s Drain-Source Voltage




$f = 1 \text{ MHz}; V_{AC} = 25 \text{ mV}$

Figure 12: Output Capacitor Stored Energy




$E_{oss} = f(V_{DS})$

Figure 13: Body Diode Characteristics ($T_j = 25^\circ\text{C}$)




$$I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu\text{s}$$

Figure 14: Body Diode Characteristics ($T_j = 200^\circ\text{C}$)




$$I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu\text{s}$$

Figure 15: Third Quadrant Characteristics ($T_j = 25^\circ\text{C}$)




$$I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu\text{s}$$

Figure 16: Third Quadrant Characteristics ($T_j = 200^\circ\text{C}$)




$$I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu\text{s}$$

Figure 17: Resistive Switching Energy v/s Drain Current
($V_{DD} = 350V$)




$T_j = 25^\circ C$; $V_{GS} = -5/+15V$; $R_{G(ext)} = 1 \Omega$

Figure 18: Resistive Switching Energy v/s Drain Current
($V_{DD} = 450V$)




$T_j = 25^\circ C$; $V_{GS} = -5/+15V$; $R_{G(ext)} = 1 \Omega$

Figure 19: Resistive Switching Energy v/s $R_{G(ext)}$
($V_{DD} = 450V$)




$T_j = 25^\circ C$; $V_{GS} = -5/+15V$; $I_{DS} = 70 A$

Figure 20: Switching Time v/s $R_{G(ext)}$
($V_{DD} = 450V$)



$T_j = 25^\circ C$; $V_{GS} = -5/+15V$; $I_{DS} = 70 A$


Figure 21: dV/dt v/s $R_{G(ext)}$
($V_{DD} = 450V$)




$T_j = 25^\circ C$; $V_{GS} = -5/+15V$; $I_{DS} = 70 A$

ENGINEERING
SAMPLE


Gate Charge Circuit




Gate Charge Waveform




Switching Time Circuit




Switching Time Waveform




Switching Energy Circuit




Switching Energy Waveform



Reverse Recovery Circuit



Reverse Recovery Waveform



Mechanical Parameters

This information is **confidential**, please contact sales@genesicsemi.com to learn more.

Chip Dimensions

This information is **confidential**, please contact sales@genesicsemi.com to learn more.

ENGINEERING
SAMPLE

NOTE

1. CONTROLLED DIMENSION IS MILLIMETER.
2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.

Compliance

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

REACH Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links

- SPICE Models: https://www.genesicsemi.com/sic-mosfet/G4R12MT07-CAU/G4R12MT07-CAU_SPICE.zip
- PLECS Models: https://www.genesicsemi.com/sic-mosfet/G4R12MT07-CAU/G4R12MT07-CAU_PLECS.zip
- CAD Models: https://www.genesicsemi.com/sic-mosfet/G4R12MT07-CAU/G4R12MT07-CAU_3D.zip
- Gate Driver Reference: <https://www.genesicsemi.com/technical-support>
- Evaluation Boards: <https://www.genesicsemi.com/technical-support>
- Reliability: <https://www.genesicsemi.com/reliability>
- Compliance: <https://www.genesicsemi.com/compliance>
- Quality Manual: <https://www.genesicsemi.com/quality>

Revision History

- Rev 22/May: Initial Release



www.genesicsemi.com/sic-mosfet/