

GR1500JT17-247

Normally – OFF Silicon Carbide Junction Transistor

 V_{DS} = 1700 V $R_{DS(ON)}$ = 1.5 Ω $I_{D(@ 25^{\circ}C)}$ = 2 A $h_{FE (@ 25^{\circ}C)}$ = 100


Features

- 175 °C Maximum Operating Temperature
- · Gate Oxide Free SiC Switch
- Exceptional Safe Operating Area
- Excellent Gain Linearity
- Temperature Independent Switching Performance
- Low Output Capacitance
- Positive Temperature Coefficient of RDS,ON
- Suitable for Connecting an Anti-parallel Diode

Advantages

- Compatible with Si MOSFET/IGBT Gate Drive ICs
- > 20 µs Short-Circuit Withstand Capability
- Lowest-in-class Conduction Losses
- High Circuit Efficiency
- Minimal Input Signal Distortion
- High Amplifier Bandwidth

Package







TO-247

Applications


- Down Hole Oil Drilling, Geothermal Instrumentation
- Hybrid Electric Vehicles (HEV)
- Solar Inverters
- Switched-Mode Power Supply (SMPS)
- Power Factor Correction (PFC)
- Induction Heating
- Uninterruptible Power Supply (UPS)
- Motor Drives

Table of Contents

Section I: Absolute Maximum Ratings	1
Section II: Static Electrical Characteristics	2
Section III: Figures	3
Section IV: Driving the GR1500JT17-247	5
Section V: Package Dimensions	8
Section VI: SPICE Model Parameters	9

Section I: Absolute Maximum Ratings

Parameter	Symbol	Conditions	Value	Unit	Notes
Drain – Source Voltage	V_{DS}	$V_{GS} = 0 V$	1700	V	
Continuous Drain Current	I _D	T _C = 25°C	2	Α	
Continuous Gate Current	I _G		0.1	Α	
Turn-Off Safe Operating Area	RBSOA	T _{vJ} = 175 [°] C, Clamped Inductive Load	$I_{D,max} = 2$	Α	Fig. 9
Short Circuit Safe Operating Area	SCSOA	T_{VJ} = 175°C, I_{G} = 0.2 A, V_{DS} = 1200 V, Non Repetitive	> 20	μs	
Reverse Gate – Source Voltage	V_{SG}		30	V	
Reverse Drain – Source Voltage	V _{SD}		25	V	
Storage Temperature	T_{stg}		-55 to 175	°C	





Section II: Static Electrical Characteristics

Danamatan	Owner of Owner of Maria	Value					
Parameter	Symbol	Conditions	Min.	Typical	Max.	Unit	Notes
A: On State							
Orain – Source On Resistance	R _{DS(ON)}	I _D = 1 A, T _j = 25 °C		1.5		Ω	
Coto Couras Caturation Valtage		$I_D = 1 \text{ A}, I_D/I_G = 40, T_j = 25 \text{ °C}$		3.45		V Fig. 4	
Gate – Source Saturation Voltage	$V_{GS,SAT}$	$I_D = 1 \text{ A}, I_D/I_G = 30, T_j = 175 °C$		3.22		V	Fig. 4
DC Current Gain	h_{FE}	$V_{DS} = 5 \text{ V}, I_{D} = 1 \text{ A}, T_{j} = 25 ^{\circ}\text{C}$		100		-	Fig. 2
B: Off State							
Orain Leakage Current	I _{DSS}	V _{DS} = 1700 V, V _{GS} = 0 V, T _j = 25 °C		0.03		μA	Fig. 5
Gate Leakage Current	I_{SG}	$V_{SG} = 20 \text{ V}, T_j = 25 \text{ °C}$		20		nA	
C: Thermal							
Thermal resistance, junction - case	R_{thJC}			4.83		°C/W	Fig. 7



Section III: Figures

A: Static Characteristics




Figure 1: Typical Output Characteristics at 25 °C




Figure 3: On-Resistance vs. Temperature




Figure 5: Typical Blocking Characteristics




Figure 2: DC Current Gain vs. Drain Current




Figure 4: Typical Gate - Source Saturation Voltage




Figure 6: Input, Output, and Reverse Transfer Capacitance




Figure 7: Transient Thermal Impedance




Figure 9: Turn-Off Safe Operating Area




Figure 8: Forward Bias Safe Operating Area at T_c= 25°C



Section IV: Driving the GR1500JT17-247

Drive Topology	Gate Drive Power Consumption	Switching Frequency	Application Emphasis
TTL Logic	High	Low	Wide Temperature Range
Constant Current	Medium	Medium	Wide Temperature Range
High Speed – Boost Capacitor	Medium	High	Fast Switching
High Speed – Boost Inductor	Low	High	Ultra Fast Switching
Proportional	Lowest	High	Wide Drain Current Range
Pulsed Power	Medium	N/A	Pulse Power

Static TTL Logic Driving

The GR1500JT17-247 may be driven with direct (5 V) TTL logic and current amplification. The amplified current level of the supply must meet or exceed the steady state gate current ($I_{G,steady}$) required to operate the GR1500JT17-247. Minimum $I_{G,steady}$ is dependent on the anticipated drain current I_D through the SJT and the DC current gain h_{FE} , it may be calculated from the following equation. An accurate value of the h_{FE} may be read from Figure 2. An optional resistor R_G may be used in series with the gate pin to trim $I_{G,steady}$, also an optional capacitor C_G may be added in parallel with R_G to facilitate faster SJT switching if desired, further details on these options are given in the following section.

$$I_{G,steady} \approx \frac{I_D}{h_{FE}(T,I_D)} * 1.5$$

$$\text{TTL}$$

$$\text{Gate Signal}$$

$$\text{GR}$$

$$\text{GR}$$

Figure 10: TTL Gate Drive Schematic

High Speed Driving

The SJT is a current controlled transistor which requires a positive gate current for turn-on and to remain in on-state. An idealized gate current waveform for ultra-fast switching of the SJT while maintaining low gate drive losses is shown in Figure 11, it features a positive current peak during turn-on, a negative current peak during turn-off, and continuous gate current during on-state.




Figure 11: An idealized gate current waveform for fast switching of an SJT.

An SJT is rapidly switched from its blocking state to on-state when the necessary gate charge, Q_G , for turn-on is supplied by a burst of high gate current, $I_{G,on}$, until the SJT gate-source capacitance, C_{GS} , and gate-drain capacitance, C_{GD} , are fully charged.

$$Q_{on} = I_{G,on} * t_1$$
$$Q_{on} \ge Q_{gs} + Q_{gd}$$



Ideally, $I_{G,on}$ should terminate when the drain voltage falls to its on-state value in order to avoid unnecessary drive losses during the steady on-state. In practice, the rise time of the $I_{G,on}$ pulse is affected by the parasitic inductances, L_{par} in the device package and drive circuit. A voltage developed across the parasitic inductance in the source path, L_s , can de-bias the gate-source junction, when high drain currents begin to flow through the device. The voltage applied to the gate pin should be maintained high enough, above the $V_{GS,sat}$ (see Figure 7) level to counter these effects.

A high negative peak current, $-I_{G,off}$ is recommended at the start of the turn-off transition, in order to rapidly sweep out the injected carriers from the gate, and achieve rapid turn-off. Turn off can be achieved with $V_{GS} = 0$ V, however a negative gate voltage V_{GS} may be used in order to speed up the turn-off transition.

A:1: High Speed, Low Loss Drive with Boost Capacitor

The GR1500JT17-247 may be driven using a High Speed, Low Loss Drive with Boost Capacitor topology in which multiple voltage levels, a gate resistor, and a gate capacitor are used to provide fast switching current peaks at turn-on and turn-off and a continuous gate current while in on-state. An example of this topology is shown in Figure 12.




Figure 12: Simplified Boost Capacitor Drive Topology.

A:2: High Speed, Low Loss Drive with Boost Inductor

A High Speed, Low-Loss Driver with Boost Inductor is also capable of driving the GR1500JT17-247 at high-speed. It utilizes a gate drive inductor instead of a capacitor to provide the high-current gate current pulses $I_{G,on}$ and $I_{G,off}$. During operation, inductor L is charged to a specified $I_{G,on}$ current value then made to discharge I_L into the SJT gate pin using logic control of S_1 , S_2 , S_3 , and S_4 , as shown in Figure 13. After turn on, while the device remains on the necessary steady state gate current $I_{G,steady}$ is supplied from source V_{CC} through R_G . Please refer to the article "A current-source concept for fast and efficient driving of silicon carbide transistors" by Dr. Jacek Rąbkowski for additional information on this driving topology.³




Figure 13: Simplified Inductive Pulsed Drive Topology

^{3 -} Archives of Electrical Engineering. Volume 62, Issue 2, Pages 333-343, ISSN (Print) 0004-0746, DOI: 10.2478/aee-2013-0026, June 2013



B: Proportional Gate Current Driving

For applications in which the GR1500JT17-247 will operate over a wide range of drain current conditions, it may be beneficial to drive the device using a proportional gate drive topology to optimize gate drive power consumption. A proportional gate driver relies on instantaneous drain current I_D feedback to vary the steady state gate current $I_{G,steady}$ supplied to the GR1500JT17-247

Voltage Controlled Proportional Driver

The voltage controlled proportional driver relies on a gate drive IC to detect the GR1500JT17-247 drain-source voltage V_{DS} during on-state to sense I_D . The gate drive IC will then increase or decrease $I_{G,steady}$ in response to I_D . This allows $I_{G,steady}$, and thus the gate drive power consumption, to be reduced while I_D is relatively low or for $I_{G,steady}$ to increase when is I_D higher. A high voltage diode connected between the drain and sense protects the IC from high-voltage when the driver and GR1500JT17-247 are in off-state. A simplified version of this topology is shown in Figure 14, additional information will be available in the future at http://www.genesicsemi.com/commercial-sic/sic-junction-transistors/




Figure 14: Simplified Voltage Controlled Proportional Driver

Current Controlled Proportional Driver

The current controlled proportional driver relies on a low-loss transformer in the drain or source path to provide feedback I_D of the GR1500JT17-247 during on-state to supply $I_{G,steady}$ into the device gate. $I_{G,steady}$ will then increase or decrease in response to I_D at a fixed forced current gain which is set be the turns ratio of the transformer, $h_{force} = I_D / I_G = N_2 / N_1$. GR1500JT17-247 is initially turned-on using a gate current pulse supplied into an RC drive circuit to allow I_D current to begin flowing. This topology allows $I_{G,steady}$, and thus the gate drive power consumption, to be reduced while I_D is relatively low or for $I_{G,steady}$ to increase when is I_D higher. A simplified version of this topology is shown in Figure 15, additional information will be available in the future at http://www.genesicsemi.com/commercial-sic/sic-junction-transistors/.




Figure 15: Simplified Current Controlled Proportional Driver



Section V: Package Dimensions

TO-247 **PACKAGE OUTLINE** (15.748) (16.256) 0.55 (13.97) (4.318 REF.) 0.170 REF. 0.171 (4.699) 0.236 0.054 0.045 (5.486)0.216 0.208 (5.283) 0.620 (5.99)(1.36)(1.14) 0.640 0.059 (1.498) 0.098 (2.489) 0.242 BSC 0.22 (6.147 BSC.) (5.59)0.012 (0.3)0.819 0.652 0.844 (16.56)(20.803)Ø 0.140 (3.556) Ø 0.118 (3.00) (21.438)0.143 (3.632) (i)GeneSiC Ø 0.283 (7.19) GR1500JT17-247 XXXXXX Lot code 0.177 0.780 MAX 0.800 (4.496)(19.812)(20.320)0.065 (1.651) 0.083 (2.108) 0.016 (0.406) 0.040 (1.016) 0.031 (0.787) 0.075 (1.905) 0.2146 (5.451) BSC 0.055 (1.397) 0.115 (2.921)

NOTE

- 1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS

Revision History					
Date Revision		Comments	Supersedes		
2016/04/04	0	Initial release			

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155 Dulles, VA 20166

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice.

GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.



Section VI: SPICE Model Parameters

This is a secure document. Please copy this code from the SPICE model PDF file on our website (http://www.genesicsemi.com/images/products_sic/sjt/GR1500JT17-247_SPICE.pdf) into LTSPICE (version 4) software for simulation of the GR1500JT17-247.

```
MODEL OF GeneSiC Semiconductor Inc.
*
                                  $
     $Revision:
                   1.0
     $Date: 04-APR-2016
                                  $
     GeneSiC Semiconductor Inc.
     43670 Trade Center Place Ste. 155
     Dulles, VA 20166
     COPYRIGHT (C) 2016 GeneSiC Semiconductor Inc.
     ALL RIGHTS RESERVED
* These models are provided "AS IS, WHERE IS, AND WITH NO WARRANTY
 OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED
* TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
* PARTICULAR PURPOSE."
* Models accurate up to 2 times rated drain current.
.model GR1500JT12 NPN
+ IS
           9.8338E-48
+ ISE
           1.0733E-26
+ EG
           3.23
+ BF
           110
           0.55
+ BR
           5000
+ IKF
+ NF
+ NE
           2
+ RB
           20
           0.002
+ IRB
+ RBM
           0.6
           0.003
+ RE
+ RC
           1.5
+ CJC
           25E-12
+ VJC
+ MJC
           0.5
           80E-12
+ CJE
+ VJE
           3
           0.5
+ MJE
+ XTI
           3
+ XTB
           -1.5
           6.5E-3
+ TRC1
+ VCEO
           1700
           GeneSiC_Semiconductor
+ MFG
```

* End of GR1500JT12 SPICE Model